Download 74F151A Datasheet PDF
Fairchild Semiconductor
74F151A
74F151A is 8-Input Multiplexer manufactured by Fairchild Semiconductor.
Description The F151A is a high-speed 8-input digital multiplexer. It provides in one package the ability to select one line of data from up to eight sources. The F151A can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided. Ordering Code: Order Number 74F151ASC 74F151ASJ 74F151APC Package Number M16A M16D N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Logic Symbols Connection Diagram IEEE/IEC Unit Loading/Fan Out U.L. Pin Names I0- I7 S0- S2 E Z Z Description Data Inputs Select Inputs Enable Input (Active LOW) Data Output Inverted Data Output 1.0/1.0 1.0/1.0 1.0/1.0 50/33.3 50/33.3 Input IIH/IIL HIGH/LOW Output IOH/IOL 20 µA/- 0.6 m A 20 µA/- 0.6 m A 20 µA/- 0.6 m A - 1 m A/20 m A - 1 m A/20 m A © 1999 Fairchild Semiconductor Corporation DS009481.prf .fairchildsemi. Functional Description The F151A is a logic implementation of a single pole, 8position switch with the switch position controlled by the state of three Select inputs, S0, S1, S2. Both assertion and negation outputs are provided. The Enable input (E) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is: Z = E - (I0 S2 S1 S0 + I1 S2 S1 S0 + I2 S2 S1 S0 + I3 S2 S1 S0 + I4 S2 S1 S0 + I5 S2 S1 S0 + I6 S2 S1 S0 + I7 S2 S1 S0) The F151A provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the F151A can provide any logic function of four variables and its negation. Truth Table Inputs E H L L L S2 X L L L S1 X L L H S0 X L H L...