Datasheet4U Logo Datasheet4U.com

74LCXZ16245 - Low Voltage 16-Bit Bidirectional Transceiver

Description

The LCXZ16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications.

The device is designed for low voltage (2.7V or 3.3V) VCC applications with capability of interfacing to a 5V signal environment.

The device is byte controlled.

Features

  • s 5V tolerant inputs and outputs s 2.7V.
  • 3.6V VCC specifications provided s 4.5 ns tPD max (VCC = 3.3V), 20 µA ICC max s Power-down high impedance inputs and outputs s Supports live insertion/withdrawal (Note 1) s ±24 mA output drive (VCC = 3.0V) s Implements patented noise/EMI reduction circuitry s Latch-up performance conforms to the requirements of JESD78 s ESD performance: Human body model > 2000V Machine model > 200V s Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preli.

📥 Download Datasheet

Datasheet preview – 74LCXZ16245

Datasheet Details

Part number 74LCXZ16245
Manufacturer Fairchild Semiconductor
File Size 92.11 KB
Description Low Voltage 16-Bit Bidirectional Transceiver
Datasheet download datasheet 74LCXZ16245 Datasheet
Additional preview pages of the 74LCXZ16245 datasheet.
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
74LCXZ16245 Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs and Outputs March 2002 Revised March 2002 74LCXZ16245 Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs and Outputs General Description The LCXZ16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.7V or 3.3V) VCC applications with capability of interfacing to a 5V signal environment. The device is byte controlled. Each byte has separate control inputs which could be shorted together for full 16-bit operation. The T/R inputs determine the direction of data flow through the device. The OE inputs disable both the A and B ports by placing them in a high impedance state.
Published: |