Datasheet4U Logo Datasheet4U.com

74LS174 - Hex/Quad D-Type Flip-Flops

General Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic.

All have a direct clear input, and the quad (175) versions feature complementary outputs from each flip-flop.

Key Features

  • s DM74LS174 contains six flip-flops with single-rail outputs s DM74LS175 contains four flip-flops with double-rail outputs s Buffered clock and direct clear inputs s Individual data input to each flip-flop s.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS174 LOW POWER SCHOTTKY ON Semiconductor
74LS174 Hex/Quadruple D-type Flip-Flips Hitachi Semiconductor
74LS174 Hex/Quad D Flip-Flops National Semiconductor
74LS174 HEX D FLIP-FLOP Motorola
74LS174 HEX/QUADRUPLE D-TYPE FLIP-FLOPS Texas Instruments

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74LS175 Hex/Quad D-Type Flip-Flops
74LS10 Triple 3-Input NAND Gate
74LS11 Triple 3-Input AND Gate
74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
74LS12 Dual Retriggerable One-Shot

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74LS174 • DM74LS175 Hex/Quad D-Type Flip-Flops with Clear August 1992 Revised April 2000 DM74LS174 • DM74LS175 Hex/Quad D-Type Flip-Flops with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the quad (175) versions feature complementary outputs from each flip-flop. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.