Datasheet4U Logo Datasheet4U.com

74LVQ273 - Low Voltage Octal D-Type Flip-Flop

Datasheet Summary

Description

The LVQ273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) and Master Reset (MR) input load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered.

Features

  • n Ideal for low power/low noise 3.3V.

📥 Download Datasheet

Datasheet preview – 74LVQ273

Datasheet Details

Part number 74LVQ273
Manufacturer Fairchild Semiconductor
File Size 89.30 KB
Description Low Voltage Octal D-Type Flip-Flop
Datasheet download datasheet 74LVQ273 Datasheet
Additional preview pages of the 74LVQ273 datasheet.

📁 Similar Datasheet

  • 74LVQ273 - OCTAL D-TYPE FLIP FLOP (STMicroelectronics)
  • 74LVQ240 - LOW VOLTAGE OCTAL BUS BUFFER (STMicroelectronics)
  • 74LVQ241 - LOW VOLTAGE OCTAL BUS BUFFER (STMicroelectronics)
  • 74LVQ244 - LOW VOLTAGE OCTAL BUS BUFFER (STMicroelectronics)
  • 74LVQ245 - LOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER (STMicroelectronics)
  • 74LVQ00 - QUAD 2-INPUT NAND GATE (STMicroelectronics)
  • 74LVQ02 - QUAD 2-INPUT NOR GATE (STMicroelectronics)
  • 74LVQ04 - HEX INVERTER (STMicroelectronics)
  • 74LVQ08 - QUAD 2-INPUT AND GATE (STMicroelectronics)
  • 74LVQ125 - QUAD BUS BUFFERS 3-STATE (STMicroelectronics)
Other Datasheets by Fairchild Semiconductor
  • 74LVQ240 - Low Voltage Octal Buffer/Line Driver
  • 74LVQ241 - Low Voltage Octal Buffer/Line Driver
  • 74LVQ244 - Low Voltage Octal Buffer/Line Driver
  • 74LVQ245 - Low Voltage Octal Bidirectional Transceiver
  • 74LVQ00 - Low Voltage Quad 2-Input NAND Gate
  • 74LVQ02 - Low Voltage Quad 2-Input NOR Gate
  • 74LVQ04 - Low Voltage Hex Inverter
  • 74LVQ08 - Low Voltage Quad 2-Input AND Gate

Full PDF Text Transcription

Click to expand full text
74LVQ273 Low Voltage Octal D-Type Flip-Flop April 1998 74LVQ273 Low Voltage Octal D-Type Flip-Flop General Description The LVQ273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) input load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.
Published: |