Datasheet4U Logo Datasheet4U.com

74VHC74 - Dual D-Type Flip-Flop

Datasheet Summary

Description

The VHC74 is an advanced high speed CMOS Dual DType Flip-Flop fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

Features

  • s High Speed: fMAX = 170 MHz (typ) at TA = 25°C s High noise immunity: VNIH = VNIL = 28% VCC (min) s Power down protection is provided on all inputs s Low power dissipation: ICC = 2 µA (max) at TA = 25°C s Pin and function compatible with 74HC74 Ordering Code: Order Number 74VHC74M 74VHC74SJ 74VHC74MTC 74VHC74N Package Number M14A M14D MTC14 N14A Package.

📥 Download Datasheet

Datasheet preview – 74VHC74

Datasheet Details

Part number 74VHC74
Manufacturer Fairchild Semiconductor
File Size 80.02 KB
Description Dual D-Type Flip-Flop
Datasheet download datasheet 74VHC74 Datasheet
Additional preview pages of the 74VHC74 datasheet.

📁 Similar Datasheet

  • 74VHC74 - Dual D-Type Flip-Flop (STMicroelectronics)
  • 74VHC74 - Dual D-Type Flip-Flop (ON Semiconductor)
  • 74VHC00 - QUAD 2-INPUT NAND GATE (STMicroelectronics)
  • 74VHC02 - QUAD 2-INPUT NOR GATE (STMicroelectronics)
  • 74VHC02 - Quad 2-Input NOR Gate (ON Semiconductor)
  • 74VHC02 - Quad 2-input NOR gate (NXP)
  • 74VHC02 - Quad 2-input NOR gate (nexperia)
  • 74VHC02-Q100 - Quad 2-input NOR gate (NXP)
  • 74VHC02-Q100 - Quad 2-input NOR gate (nexperia)
  • 74VHC02M - Quad 2-Input NOR Gate (ON Semiconductor)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
74VHC74 Dual D-Type Flip-Flop with Preset and Clear October 1992 Revised March 1999 74VHC74 Dual D-Type Flip-Flop with Preset and Clear General Description The VHC74 is an advanced high speed CMOS Dual DType Flip-Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D input is transferred to the Q output during the positive going transition of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input LOW. An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage.
Published: |