Datasheet4U Logo Datasheet4U.com

74VHCT138A - 3-to-8 Decoder/Demultiplexer

Datasheet Summary

Description

The VHCT138A is an advanced high speed CMOS 3-to-8 DECODER fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

Features

  • s High Speed: tPD = 7.6 ns (typ) at VCC = 5V s Low power dissipation: ICC = 4 µA (max. ) at TA = 25°C s Power down protection is provided on all inputs and outputs s Pin and function compatible with 74HCT138 Ordering Code: Order Number 74VHCT138AM 74VHCT138ASJ 74VHCT138AMTC 74VHCT138AN Package Number M16A M16D MTC16 N16E Package.

📥 Download Datasheet

Datasheet preview – 74VHCT138A

Datasheet Details

Part number 74VHCT138A
Manufacturer Fairchild Semiconductor
File Size 69.12 KB
Description 3-to-8 Decoder/Demultiplexer
Datasheet download datasheet 74VHCT138A Datasheet
Additional preview pages of the 74VHCT138A datasheet.

📁 Similar Datasheet

  • 74VHCT138A - 3 TO 8 LINE DECODER INVERTING (STMicroelectronics)
  • 74VHCT132A - QUAD 2-INPUT SCHMITT NAND GATE (STMicroelectronics)
  • 74VHCT139A - DUAL 2 TO 4 DECODER/DEMULTIPLEXER (STMicroelectronics)
  • 74VHCT125 - Quad buffer/line driver (NXP)
  • 74VHCT125 - Quad buffer/line driver (nexperia)
  • 74VHCT125A - QUAD BUS BUFFERS (STMicroelectronics)
  • 74VHCT126 - Quad buffer/line driver (NXP)
  • 74VHCT126 - Quad buffer/line driver (nexperia)
  • 74VHCT126-Q100 - Quad buffer/line driver (nexperia)
  • 74VHCT126A - QUAD BUS BUFFERS (STMicroelectronics)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
74VHCT138A 3-to-8 Decoder/Demultiplexer June 1997 Revised April 1999 74VHCT138A 3-to-8 Decoder/Demultiplexer General Description The VHCT138A is an advanced high speed CMOS 3-to-8 DECODER fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. When the device is enabled, 3 Binary Select inputs (A0, A1 and A2) determine which one of the outputs (O0–O7) will go LOW. When enable input E3 is held LOW or either E1 or E2 is held HIGH, decoding function is inhibited and all outputs go HIGH. E3, E1 and E2 inputs are provided to ease cascade connection and for use as an address decoder for memory systems.
Published: |