Datasheet4U Logo Datasheet4U.com

74VHCT138A - 3-to-8 Decoder/Demultiplexer

General Description

The VHCT138A is an advanced high speed CMOS 3-to-8 DECODER fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

Key Features

  • s High Speed: tPD = 7.6 ns (typ) at VCC = 5V s Low power dissipation: ICC = 4 µA (max. ) at TA = 25°C s Power down protection is provided on all inputs and outputs s Pin and function compatible with 74HCT138 Ordering Code: Order Number 74VHCT138AM 74VHCT138ASJ 74VHCT138AMTC 74VHCT138AN Package Number M16A M16D MTC16 N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74VHCT138A 3 TO 8 LINE DECODER INVERTING STMicroelectronics
74VHCT132A QUAD 2-INPUT SCHMITT NAND GATE STMicroelectronics
74VHCT139A DUAL 2 TO 4 DECODER/DEMULTIPLEXER STMicroelectronics
74VHCT125 Quad buffer/line driver NXP
74VHCT125 Quad buffer/line driver nexperia

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74VHCT14A Hex Schmitt Inverter
74VHCT00A Quad 2-Input NAND Gate
74VHCT04A Hex Inverter
74VHCT08A Quad 2-Input AND Gate
74VHCT240A Octal Buffer/Line Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74VHCT138A 3-to-8 Decoder/Demultiplexer June 1997 Revised April 1999 74VHCT138A 3-to-8 Decoder/Demultiplexer General Description The VHCT138A is an advanced high speed CMOS 3-to-8 DECODER fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. When the device is enabled, 3 Binary Select inputs (A0, A1 and A2) determine which one of the outputs (O0–O7) will go LOW. When enable input E3 is held LOW or either E1 or E2 is held HIGH, decoding function is inhibited and all outputs go HIGH. E3, E1 and E2 inputs are provided to ease cascade connection and for use as an address decoder for memory systems.