Datasheet4U Logo Datasheet4U.com

74VHCT573A - Octal D-Type Latch

General Description

The VHCT573A is an advanced high speed CMOS octal latch with 3-STATE output fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

Key Features

  • High speed: tPD = 7.7ns (Typ. ) at TA = 25°C.
  • High Noise Immunity: VIH = 2.0V, VIL = 0.8V.
  • Power Down Protection is provided on all inputs and outputs.
  • Low Noise: VOLP = 1.6V (Max. ).
  • Low Power Dissipation: ICC = 4µA (Max. ) @ TA = 25°C.
  • Pin and function compatible with 74HCT573 General.

📥 Download Datasheet

📁 Similar Datasheet

Brand Logo Part Number Description Manufacturer
STMicroelectronics Logo 74VHCT573A OCTAL D-TYPE LATCH STMicroelectronics

More Datasheets from Fairchild (now onsemi)

Part Number Description
74VHCT574A Octal D-Type Flip-Flop
74VHCT540A Octal Buffer/Line Driver
74VHCT541A Octal Buffer/Line Driver
74VHCT00A Quad 2-Input NAND Gate
74VHCT04A Hex Inverter
74VHCT08A Quad 2-Input AND Gate
74VHCT138A 3-to-8 Decoder/Demultiplexer
74VHCT14A Hex Schmitt Inverter
74VHCT240A Octal Buffer/Line Driver
74VHCT244A Octal Buffer/Line Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74VHCT573A Octal D-Type Latch with 3-STATE Outputs 74VHCT573A Octal D-Type Latch with 3-STATE Outputs May 2007 tm Features ■ High speed: tPD = 7.7ns (Typ.) at TA = 25°C ■ High Noise Immunity: VIH = 2.0V, VIL = 0.8V ■ Power Down Protection is provided on all inputs and outputs ■ Low Noise: VOLP = 1.6V (Max.) ■ Low Power Dissipation: ICC = 4µA (Max.) @ TA = 25°C ■ Pin and function compatible with 74HCT573 General Description The VHCT573A is an advanced high speed CMOS octal latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a Latch Enable input (LE) and an Output Enable input (OE).