Datasheet4U Logo Datasheet4U.com

74VHCT74A - Dual D-Type Flip-Flop

Datasheet Summary

Description

The VHCT74A is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

Features

  • n High speed: fMAX = 160MHz (Typ. ) at TA = 25°C n High noise immunity: VIH = 2.0V, VIL = 0.8V n Power down protection is provided on all inputs and outputs n Low power dissipation: ICC = 2µA (Max. ) at TA = 25°C n Pin and function compatible with 74HCT74 General.

📥 Download Datasheet

Datasheet preview – 74VHCT74A

Datasheet Details

Part number 74VHCT74A
Manufacturer Fairchild Semiconductor
File Size 230.72 KB
Description Dual D-Type Flip-Flop
Datasheet download datasheet 74VHCT74A Datasheet
Additional preview pages of the 74VHCT74A datasheet.

📁 Similar Datasheet

  • 74VHCT74A - Dual D-Type Flip-Flop (STMicroelectronics)
  • 74VHCT00A - QUAD 2-INPUT NAND GATE (STMicroelectronics)
  • 74VHCT02 - Quad 2-input NOR gate (NXP)
  • 74VHCT02 - Quad 2-input NOR gate (nexperia)
  • 74VHCT02-Q100 - Quad 2-input NOR gate (NXP)
  • 74VHCT02-Q100 - Quad 2-input NOR gate (nexperia)
  • 74VHCT02A - QUAD 2-INPUT NOR GATE (STMicroelectronics)
  • 74VHCT03A - QUAD 2-INPUT OPEN DRAIN NAND GATE (STMicroelectronics)
  • 74VHCT04A - HEX INVERTER (STMicroelectronics)
  • 74VHCT04A - Hex Inverter (ON Semiconductor)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
74VHCT74A — Dual D-Type Flip-Flop with Preset and Clear May 2008 74VHCT74A Dual D-Type Flip-Flop with Preset and Clear Features n High speed: fMAX = 160MHz (Typ.) at TA = 25°C n High noise immunity: VIH = 2.0V, VIL = 0.8V n Power down protection is provided on all inputs and outputs n Low power dissipation: ICC = 2µA (Max.) at TA = 25°C n Pin and function compatible with 74HCT74 General Description The VHCT74A is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D INPUT is transferred to the Q OUTPUT during the positive going transition of the CK pulse.
Published: |