Datasheet4U Logo Datasheet4U.com

CD4027BCM Datasheet Dual J-k Master/slave Flip-flop

Manufacturer: Fairchild (now onsemi)

Overview: CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset October 1987 Revised January 1999 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and.

This datasheet includes multiple variants, all published together in a single manufacturer document.

General Description

The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors.

Each flip-flop has independent J, K, set, reset, and clock inputs and buffered Q and Q outputs.

These flip-flops are edge sensitive to the clock input and change state on the positive-going transition of the clock pulses.

Key Features

  • s Wide supply voltage range: s High noise immunity: 3.0V to 15V 0.45 VDD (typ. ) s Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS s Low power: 50 nW (typ. ) s Medium speed operation: 12 MHz (typ. ) with 10V supply Ordering Code: Order Number CD4027BCM CD4027BCN Package Number M16A N16E Package.

CD4027BCM Distributor & Price

Compare CD4027BCM distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.