Datasheet4U Logo Datasheet4U.com

DM74ALS245A - Octal 3-STATE Bus Transceiver

General Description

This advanced low power Schottky device contains 8 pairs of 3-STATE logic elements configured as octal bus transceivers.

These circuits are designed for use in memory, microprocessor systems and in asynchronous bidirectional data buses.

Key Features

  • s Advanced oxide-isolated, ion-implanted Schottky TTL process s Non-inverting logic output s Glitch free bus during power up and down s 3-STATE outputs independently controlled on A and B buses s Low output impedance to drive terminated transmission lines to 133Ω s Switching response specified into 500Ω/50 pF s Specified to interface with CMOS at VOH = VCC.
  • 2V s PNP inputs to reduce input loading s Switching specifications guaranteed over full temperature and VCC range Ordering Code: O.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74ALS1011A Triple 3 Input AND Buffer National
DM74ALS1242 Quad Bidirectional Bus Drivers National Semiconductor
DM74ALS1242A Quad Bidirectional Bus Driver National
DM74ALS132 DM74ALS132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs National Semiconductor
DM74ALS138 3 to 8 Line Decoder/Demultiplexer National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
DM74ALS240A Octal 3-STATE Bus Driver
DM74ALS241A Octal 3-STATE Bus Driver
DM74ALS244A Octal 3-STATE Bus Driver
DM74ALS20A Dual 4-Input NAND Gate
DM74ALS21A Dual 4-Input AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74ALS245A Octal 3-STATE Bus Transceiver September 1986 Revised February 2000 DM74ALS245A Octal 3-STATE Bus Transceiver General Description This advanced low power Schottky device contains 8 pairs of 3-STATE logic elements configured as octal bus transceivers. These circuits are designed for use in memory, microprocessor systems and in asynchronous bidirectional data buses. Two way communication between buses is controlled by the (DIR) input. Data transmits either from the A bus to the B bus or from the B bus to the A bus. Both the driver and receiver outputs can be disabled via the (G) enable input which causes outputs to enter the high impedance mode so that the buses are effectively isolated.