Datasheet4U Logo Datasheet4U.com

DM74ALS251 - 3-STATE 1-of-8 Line Data Selector/Multiplexer

General Description

This Data Selector/Multiplexer contains full on-chip decoding to select one-of-eight data sources as a result of a unique three-bit binary code at the Select inputs.

Two complementary outputs provide both inverting and non-inverting buffer operation.

Key Features

  • to ensure that select input changes do not cause invalid output transients. Features s Advanced oxide-isolated, ion-implanted Schottky TTL process s Switching performance is guaranteed over full temperature and VCC supply range s Pin and functional compatible with LS family counterpart s Improved output transient handling capability s Output control circuitry incorporates power-up 3-STATE feature Ordering Code: Order Number DM74ALS251M DM74ALS251SJ DM74ALS251N Package Number M16A M16D N16E Pac.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74ALS1011A Triple 3 Input AND Buffer National
DM74ALS1242 Quad Bidirectional Bus Drivers National Semiconductor
DM74ALS1242A Quad Bidirectional Bus Driver National
DM74ALS132 DM74ALS132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs National Semiconductor
DM74ALS138 3 to 8 Line Decoder/Demultiplexer National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
DM74ALS253 3-STATE Dual 1-of-4 Line Data Selector/Multiplexer
DM74ALS257 3-STATE Quad 1-of-2-Line Data Selector/Multiplexer
DM74ALS258 3-STATE Quad 1-of-2-Line Data Selector/Multiplexer
DM74ALS20A Dual 4-Input NAND Gate
DM74ALS21A Dual 4-Input AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74ALS251 3-STATE 1-of-8 Line Data Selector/Multiplexer April 1984 Revised April 2000 DM74ALS251 3-STATE 1-of-8 Line Data Selector/Multiplexer General Description This Data Selector/Multiplexer contains full on-chip decoding to select one-of-eight data sources as a result of a unique three-bit binary code at the Select inputs. Two complementary outputs provide both inverting and non-inverting buffer operation. An Output Control input is provided which, when at the high level, places both outputs in the high impedance OFF-State. In order to prevent bus access conflicts, output disable times are shorter than output enable times. The Select input buffers incorporate internal overlap features to ensure that select input changes do not cause invalid output transients.