DM74LS109A Description
This device contains two independent positive-edge-triggered J-K flip-flops with plementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock.