Datasheet4U Logo Datasheet4U.com

DM74LS166 - 8-Bit Parallel-In/Serial-Out Shift Register

General Description

These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input.

All inputs are buffered to lower the drive requirements to one normalized load, and input clamping diodes minimize switching transients to simplify system design.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74LS166 8-Bit Parallel-In/Serial-Out Shift Registers National Semiconductor
DM74LS161A Synchronous 4-Bit Binary Counters National Semiconductor
DM74LS163A Synchronous 4-Bit Binary Counters National Semiconductor
DM74LS164 8-Bit Serial In/Parallel Out Shift Registers National Semiconductor
DM74LS169A Synchronous 4-Bit Up/Down Binary Counter National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
DM74LS161A Synchronous 4-Bit Binary Counters
DM74LS163A Synchronous 4-Bit Binary Counters
DM74LS164 8-Bit Serial In/Parallel Out Shift Register
DM74LS165 8-Bit Parallel In/Serial Output Shift Registers
DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74LS166 8-Bit Parallel-In/Serial-Out Shift Register August 1986 Revised March 2000 DM74LS166 8-Bit Parallel-In/Serial-Out Shift Register General Description These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input. All inputs are buffered to lower the drive requirements to one normalized load, and input clamping diodes minimize switching transients to simplify system design. The load mode is established by the shift/load input. When HIGH, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When LOW, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited.