Datasheet4U Logo Datasheet4U.com

DM74LS174 - Hex/Quad D-Type Flip-Flops

Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic.

All have a direct clear input, and the quad (175) versions feature complementary outputs from each flip-flop.

Features

  • s DM74LS174 contains six flip-flops with single-rail outputs s DM74LS175 contains four flip-flops with double-rail outputs s Buffered clock and direct clear inputs s Individual data input to each flip-flop s.

📥 Download Datasheet

Datasheet preview – DM74LS174

Datasheet Details

Part number DM74LS174
Manufacturer Fairchild Semiconductor
File Size 90.84 KB
Description Hex/Quad D-Type Flip-Flops
Datasheet download datasheet DM74LS174 Datasheet
Additional preview pages of the DM74LS174 datasheet.

📁 Similar Datasheet

  • DM74LS174 - Hex/Quad D Flip-Flops (National Semiconductor)
  • DM74LS173A - 4-Bit D-Type Register (National Semiconductor)
  • DM74LS175 - Hex/Quad D Flip-Flops (National Semiconductor)
  • DM74LS10 - Triple 3-Input NAND Gates (National Semiconductor)
  • DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops (National Semiconductor)
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops (National Semiconductor)
  • DM74LS11 - Triple 3-Input AND Gates (National Semiconductor)
  • DM74LS112A - NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)
  • DM74LS125A - Quad TRI-STATE Buffers (National Semiconductor)
  • DM74LS132 - NAND Gates (National Semiconductor)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
DM74LS174 • DM74LS175 Hex/Quad D-Type Flip-Flops with Clear August 1992 Revised April 2000 DM74LS174 • DM74LS175 Hex/Quad D-Type Flip-Flops with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the quad (175) versions feature complementary outputs from each flip-flop. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.
Published: |