Datasheet4U Logo Datasheet4U.com

FDMS3008SDC - N-Channel MOSFET

Datasheet Summary

Description

Dual CoolTM Top Side Cooling PQFN package Max rDS(on) = 2.6 mΩ at VGS = 10 V, ID = 28 A Max rDS(on) = 3.3 mΩ at VGS = 4.5 V, ID = 22 A High performance technology for extremely low rDS(on) SyncFET Schottky Body Diode RoHS Compliant This N

Features

  • General.

📥 Download Datasheet

Datasheet preview – FDMS3008SDC

Datasheet Details

Part number FDMS3008SDC
Manufacturer Fairchild Semiconductor
File Size 298.49 KB
Description N-Channel MOSFET
Datasheet download datasheet FDMS3008SDC Datasheet
Additional preview pages of the FDMS3008SDC datasheet.

📁 Similar Datasheet

  • FDMS3500 - N-Channel MOSFET (ON Semiconductor)
  • FDMS3572 - N-Channel MOSFET (ON Semiconductor)
  • FDMS3602S - 25V Asymmetric Dual N-Channel MOSFET (ON Semiconductor)
  • FDMS3604S - N-Channel MOSFET (ON Semiconductor)
  • FDMS3606AS - Asymmetric Dual N-Channel MOSFET (ON Semiconductor)
  • FDMS3660S - Asymmetric Dual N-Channel MOSFET (ON Semiconductor)
  • FDMS3662 - N-Channel MOSFET (ON Semiconductor)
  • FDMS3664S - Dual N-Channel MOSFET (ON Semiconductor)
  • FDMS3669S - Dual N-Channel MOSFET (ON Semiconductor)
  • FDMS3672 - N-Channel MOSFET (ON Semiconductor)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
FDMS3008SDC N-Channel Dual CoolTM 56 PowerTrench® SyncFETTM July 2015 FDMS3008SDC N-Channel Dual CoolTM 56 PowerTrench® SyncFETTM 30 V, 65 A, 2.6 mΩ Features General Description „ Dual CoolTM Top Side Cooling PQFN package „ Max rDS(on) = 2.6 mΩ at VGS = 10 V, ID = 28 A „ Max rDS(on) = 3.3 mΩ at VGS = 4.5 V, ID = 22 A „ High performance technology for extremely low rDS(on) „ SyncFET Schottky Body Diode „ RoHS Compliant This N-Channel MOSFET is produced using Fairchild Semiconductor’s advanced PowerTrench® process. Advancements in both silicon and Dual CoolTM package technologies have been combined to offer the lowest rDS(on) while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.
Published: |