Datasheet4U Logo Datasheet4U.com

FM24C64 - 64K-Bit Standard 2-Wire Bus Interface Serial EEPROM

General Description

FM24C64 is a 64Kbit CMOS non-volatile serial EEPROM organized as 8K x 8 bit memory.

This device confirms to Extended IIC 2-wire protocol that allows accessing of memory in excess of 16Kbit on an IIC bus.

Key Features

  • I Extended operating voltage: 2.5V to 5.5V I Up to 400 KHz clock frequency at 2.5V to 5.5V I Low power consumption.
  • 0.5mA active current typical.
  • 10µA standby current typical.
  • 1µA standby current typical (L version).
  • 0.1µA standby current typical (LZ version) I Schmitt trigger inputs I 32 byte page write mode I Self timed write cycle (6ms typical) I Hardware Write Protection for the entire array I Endurance: up to 100K data changes I Data Retention: Greater th.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
FM24C64 64Kb FRAM Serial Memory Ramtron
FM24C64B 64-Kbit (8K x 8) Serial (I2C) F-RAM Cypress Semiconductor
FM24C64B 64Kb Serial 5V F-RAM Memory Ramtron
FM24C64C 64Kb Serial 5V F-RAM Memory Ramtron
FM24C64D 2-Wire Serial EEPROM Fudan

Other Datasheets by Fairchild (now onsemi)

Part Number Description
FM24C02U 2K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C03U 2K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C04U 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C05U 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C08U 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FM24C64 – 64K-Bit Standard 2-Wire Bus Interface Serial EEPROM December 2001 FM24C64 – 64K-Bit Standard 2-Wire Bus Interface Serial EEPROM General Description FM24C64 is a 64Kbit CMOS non-volatile serial EEPROM organized as 8K x 8 bit memory. This device confirms to Extended IIC 2-wire protocol that allows accessing of memory in excess of 16Kbit on an IIC bus. This serial communication protocol uses a Clock signal (SCL) and a Data signal (SDA) to synchronously clock data between a master (e.g. a microcontroller) and a slave (EEPROM). FM24C64 is designed to minimize pin count and simplify PC board layout requirements. FM24C64 offers hardware write protection where by the entire memory array can be write protected by connecting WP pin to VCC.