Datasheet4U Logo Datasheet4U.com

RFP60P03 - P-Channel MOSFET

Datasheet Summary

Description

The RFG60P03, RFP60P03, RF1S60P03 and RF1S60P03SM P-Channel power MOSFETs are manufactured using the MegaFET process.

This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance.

Features

  • 60A, 30V.
  • rDS(ON) = 0.027Ω.
  • Temperature Compensating PSPICE Model.
  • Peak Current vs Pulse Width Curve.
  • UIS Rating Curve.
  • +175oC Operating Temperature DRAIN (BOTTOM SIDE METAL).

📥 Download Datasheet

Datasheet preview – RFP60P03

Datasheet Details

Part number RFP60P03
Manufacturer Fairchild Semiconductor
File Size 104.12 KB
Description P-Channel MOSFET
Datasheet download datasheet RFP60P03 Datasheet
Additional preview pages of the RFP60P03 datasheet.

📁 Similar Datasheet

  • RFP60P03 - P-Channel Power MOSFET (Intersil Corporation)
  • RFP6N45 - N-Channel MOSFET (Intersil Corporation)
  • RFP6N50 - N-Channel MOSFET (Intersil Corporation)
  • RFP6P08 - P-Channel MOSFET (Intersil Corporation)
  • RFP6P10 - P-Channel MOSFET (Intersil Corporation)
  • RFP-10-100RV - Flanged Resistors (Anaren Microwave)
  • RFP-10-50TV - Flanged Terminations (Anaren Microwave)
  • RFP-10-50TVC - Flanged Terminations (Anaren Microwave)
  • RFP-10-50TVR - Flanged Terminations (Anaren Microwave)
  • RFP-100-100RW - Flanged Resistors (Anaren Microwave)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
S E M I C O N D U C T O R RFG60P03, RFP60P03, RF1S60P03, RF1S60P03SM 60A, 30V, Avalanche Rated, P-Channel Enhancement-Mode Power MOSFETs Packages JEDEC STYLE TO-247 SOURCE DRAIN GATE December 1995 Features • 60A, 30V • rDS(ON) = 0.027Ω • Temperature Compensating PSPICE Model • Peak Current vs Pulse Width Curve • UIS Rating Curve • +175oC Operating Temperature DRAIN (BOTTOM SIDE METAL) Description The RFG60P03, RFP60P03, RF1S60P03 and RF1S60P03SM P-Channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance.
Published: |