Datasheet4U Logo Datasheet4U.com

74F280 - 9-Bit Parity Generator/Checker

General Description

The F280 is a high-speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is HIGH.

If an even number of inputs is HIGH, the Sum Even output is HIGH.

If an odd number is HIGH, the Sum Even output is LOW.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F280 9-Bit Parity Generator/Checker National
74F280B 9-bit odd/even parity generator/checker Philips
74F280B 9-Bit Parity Generators/Checkers Texas Instruments
74F283 4-bit binary full adder Philips
74F283 4-Bit Binary Full Adder National

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74F283 4-Bit Binary Full Adder
74F20 Dual 4-Input NAND Gate
74F219 64-Bit Random Access Memory
74F2240 Octal Buffer/Line Driver
74F2243 Quad Bus Transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74F280 9-Bit Parity Generator/Checker April 1988 Revised August 1999 74F280 9-Bit Parity Generator/Checker General Description The F280 is a high-speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is HIGH. If an even number of inputs is HIGH, the Sum Even output is HIGH. If an odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even output. Ordering Code: Order Number 74F280SC 74F280SJ 74F280PC Package Number M14A M14D N14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.