Datasheet4U Logo Datasheet4U.com

MM74C165 - Parallel-Load 8-Bit Shift Register

Datasheet Summary

Description

The MM74C165 functions as an 8-bit parallel-load, serial shift register.

Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD (PL) is low.

Shifting is inhibited as long as PL is low.

Features

  • s Wide supply voltage range: s Guaranteed noise margin: s High noise immunity: 3V to 15V 1V fan out of 2 driving 74L 0.45 VCC (typ. ) s Low power TTL compatibility: s Dual clock inputs s Fully static operation s Parallel loading independent of clock Ordering Code: Order Number MM74165N Package Number N16E Package.

📥 Download Datasheet

Datasheet preview – MM74C165

Datasheet Details

Part number MM74C165
Manufacturer Fairchild
File Size 50.96 KB
Description Parallel-Load 8-Bit Shift Register
Datasheet download datasheet MM74C165 Datasheet
Additional preview pages of the MM74C165 datasheet.
Other Datasheets by Fairchild

Full PDF Text Transcription

Click to expand full text
MM74C165 Parallel-Load 8-Bit Shift Register October 1987 Revised January 1999 MM74C165 Parallel-Load 8-Bit Shift Register General Description The MM74C165 functions as an 8-bit parallel-load, serial shift register. Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD (PL) is low. Shifting is inhibited as long as PL is low. Data is sequentially shifted from complementary outputs, Q7 and Q7, highest-order bit (P7) first. New serial data may be entered via the SERIAL DATA (Ds) input. Serial shifting occurs on the rising edge of CLOCK1 or CLOCK2. Clock inputs may be used separately or together for combined clocking from independent sources. Either clock input may be used also as an active-low clock enable.
Published: |