Datasheet4U Logo Datasheet4U.com

MM74HC148 - 8-3 Line Priority Encoder

General Description

The MM74HC148 priority encoder utilizes advanced silicon-gate CMOS technology.

It has the high noise immunity and low power consumption typical of CMOS circuits, as well as the speeds and output drive similar to LB-TTL.

7 and outputs 3 li

Key Features

  • s Typical propagation delay: 13 ns s Wide supply voltage range: 2V.
  • 6V Ordering Code: Order Number MM74HC148M MM74HC148MTC MM74HC148N Package Number M16A MTC16 N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74HC148 8-3 Line Priority Encoder National Semiconductor
MM74HC147 10-to-4 Line Priority Encoder National Semiconductor
MM74HC11 Triple 3-Input AND Gate National
MM74HC112 Dual J-K Flip-Flop National Semiconductor
MM74HC123A Dual Retriggerable Monostable Multivibrator National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
MM74HC14 Hex Inverting Schmitt Trigger
MM74HC123A Dual Retriggerable Monostable Multivibrator
MM74HC125 3-STATE Quad Buffers
MM74HC132 Quad 2-Input NAND Schmitt Trigger
MM74HC138 3-to-8 Line Decoder

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM74HC148 8-3 Line Priority Encoder October 1987 Revised February 1999 MM74HC148 8-3 Line Priority Encoder General Description The MM74HC148 priority encoder utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low power consumption typical of CMOS circuits, as well as the speeds and output drive similar to LB-TTL. This priority encoder accepts 8 input request lines 0–7 and outputs 3 lines A0–A2. The priority encoding ensures that only the highest order data line is encoded. Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. All data inputs and outputs are active at the low logic level.