Datasheet4U Logo Datasheet4U.com

MM74HC147 - 10-to-4 Line Priority Encoder

General Description

This high speed 10-to-4 Line Priority Encoder utilizes advanced silicon-gate CMOS technology It possesses the high noise immunity and low power consumption of standard CMOS integrated circuits This device is fully buffered giving it a fanout of 10 LS-TTL loads The MM54HC147 MM74HC147

Key Features

  • priority encoding of the inputs to ensure that only the highest order data line is encoded Nine input lines are encoded to a four line BCD output The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level All data inputs and outputs are active at the low logic level The 54HC 74HC logic family is functionally as well as pinout compatible with the standard 54LS 74LS logic family All inputs are protected from damage due to st.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74HC14 Hex Inverting Schmitt Trigger Fairchild
MM74HC148 8-3 Line Priority Encoder Fairchild
MM74HC11 Triple 3-Input AND Gate National
MM74HC123A Dual Retriggerable Monostable Multivibrator Fairchild
MM74HC125 3-STATE Quad Buffers Fairchild

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
MM74HC148 8-3 Line Priority Encoder
MM74HC112 Dual J-K Flip-Flop
MM74HC123A Dual Retriggerable Monostable Multivibrator
MM74HC133 13-Input NAND Gate
MM74HC160 Synchronous Binary Counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM54HC147 MM74HC147 10-to-4 Line Priority Encoder November 1995 MM54HC147 MM74HC147 10-to-4 Line Priority Encoder General Description This high speed 10-to-4 Line Priority Encoder utilizes advanced silicon-gate CMOS technology It possesses the high noise immunity and low power consumption of standard CMOS integrated circuits This device is fully buffered giving it a fanout of 10 LS-TTL loads The MM54HC147 MM74HC147 features priority encoding of the inputs to ensure that only the highest order data line is encoded Nine input lines are encoded to a four line BCD output The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level All data inputs and outputs are active at the low logic level The 54HC 74HC logic family is