Datasheet4U Logo Datasheet4U.com

MM74HC175 - Quad D-Type Flip-Flop

Description

The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

Features

  • s Typical propagation delay: 15 ns s Wide operating supply voltage range: 2.
  • 6V s Low input current: 1 µA maximum s Low quiescent supply current: 80 µA maximum (74HC) s High output drive current: 4 mA minimum (74HC) Ordering Code: Order Number MM74HC175M MM74HC175SJ MM74HC175MTC MM74HC175N Package Number M16A M16D MTC16 N16E Package.

📥 Download Datasheet

Datasheet preview – MM74HC175

📁 Similar Datasheet

  • MM74HC175 - Quad D-Type Flip-Flop (ON Semiconductor)
  • MM74HC174 - Hex D Flip-Flops (National Semiconductor)
  • MM74HC11 - Triple 3-Input AND Gate (National)
  • MM74HC112 - Dual J-K Flip-Flop (National Semiconductor)
  • MM74HC123A - Dual Retriggerable Monostable Multivibrator (National Semiconductor)
  • MM74HC125 - 3-STATE Quad Buffers (ON Semiconductor)
  • MM74HC126 - 3-STATE Quad Buffers (Fairchild Semiconductor)
  • MM74HC126 - 3-STATE Quad Buffers (ON Semiconductor)
  • MM74HC132 - Quad 2-Input NAND Schmitt Trigger (ON Semiconductor)
  • MM74HC133 - 13-Input NAND Gate (National Semiconductor)
Other Datasheets by Fairchild

Full PDF Text Transcription

Click to expand full text
MM74HC175 Quad D-Type Flip-Flop With Clear September 1983 Revised February 1999 MM74HC175 Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads. Information at the D inputs of the MM74HC175 is transferred to the Q and Q outputs on the positive going edge of the clock pulse. Both true and complement outputs from each flip flop are externally available. All four flip-flops are controlled by a common clock and a common CLEAR. Clearing is accomplished by a negative pulse at the CLEAR input.
Published: |