Datasheet4U Logo Datasheet4U.com

MM74HCT273 - Octal D-Type Flip-Flop

Datasheet Summary

Description

The MM74HCT273 utilizes advanced silicon-gate CMOS technology.

It has an input threshold and output drive similar to LS-TTL with the low standby power of CMOS.

These positive edge-triggered flip-flops have a common clock and clear-independent Q outputs.

Features

  • s Typical propagation delay: 20 ns s Low quiescent current: 80 PA maximum (74HCT series) s Fanout of 10 LS-TTL loads Ordering Code: Order Number Package Number Package.

📥 Download Datasheet

Datasheet preview – MM74HCT273

Datasheet Details

Part number MM74HCT273
Manufacturer Fairchild
File Size 130.32 KB
Description Octal D-Type Flip-Flop
Datasheet download datasheet MM74HCT273 Datasheet
Additional preview pages of the MM74HCT273 datasheet.

📁 Similar Datasheet

  • MM74HCT04 - Hex Inverter (ON Semiconductor)
  • MM74HCT05 - Hex Inverter (National Semiconductor)
  • MM74HCT148 - 8-3 Line Priority Encoder (National)
  • MM74HCT151 - 8-Channel Digital Multiplexer (National)
  • MM74HCT155 - Dual 2 to 4 Line Decoders / Demultiplexers (National)
  • MM74HCT190 - Synchronous Decade Up/Down Counters (National Semiconductor)
  • MM74HCT191 - Synchronous Binary Up/Down Counters (National Semiconductor)
  • MM74HCT193 - Synchronous Binary Up/Down Counters (National)
  • MM74HCT32 - Quad 2-Input OR Gate (ON Semiconductor)
  • MM74HCT34 - Non-Inverter (National)
Other Datasheets by Fairchild

Full PDF Text Transcription

Click to expand full text
MM74HCT273 Octal D-Type Flip-Flop with Clear February 1984 Revised May 2005 MM74HCT273 Octal D-Type Flip-Flop with Clear General Description The MM74HCT273 utilizes advanced silicon-gate CMOS technology. It has an input threshold and output drive similar to LS-TTL with the low standby power of CMOS. These positive edge-triggered flip-flops have a common clock and clear-independent Q outputs. Data on a D input, having the specified set-up and hold time, is transferred to the corresponding Q output on the positive-going transition of the clock pulse. The asynchronous clear forces all outputs LOW when it is LOW. All inputs to this device are protected from damage due to electrostatic discharge by diodes to VCC and ground.
Published: |