Datasheet4U Logo Datasheet4U.com

NDP6050L - N-Channel Logic Level Enhancement Mode Field Effect Transistor

Datasheet Summary

Description

These logic level N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology.

Features

  • 48A, 50V. RDS(ON) = 0.025Ω @ VGS = 5V. Low drive requirements allowing operation directly from logic drivers. VGS(TH) < 2.0V. Critical DC electrical parameters specified at elevated temperature. Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor. 175°C maximum junction temperature rating. High density cell design for extremely low RDS(ON). TO-220 and TO-263 (D2PAK) package for both through hole and surface mount.

📥 Download Datasheet

Datasheet preview – NDP6050L

Datasheet Details

Part number NDP6050L
Manufacturer Fairchild
File Size 66.56 KB
Description N-Channel Logic Level Enhancement Mode Field Effect Transistor
Datasheet download datasheet NDP6050L Datasheet
Additional preview pages of the NDP6050L datasheet.
Other Datasheets by Fairchild

Full PDF Text Transcription

Click to expand full text
April 1996 NDP6050L / NDB6050L N-Channel Logic Level Enhancement Mode Field Effect Transistor General Description These logic level N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as automotive, DC/DC converters, PWM motor controls, and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed. Features 48A, 50V. RDS(ON) = 0.025Ω @ VGS = 5V.
Published: |