56F8355 Datasheet PDF - Freescale Semiconductor (56F8155 / 56F8355) 16-bit Hybrid Controllers Specs

56F8355 - (56F8155 / 56F8355) 16-bit Hybrid Controllers

This page provides the datasheet information for the 56F8355, a member of the 56F8155 (56F8155 / 56F8355) 16-bit Hybrid Controllers family.

Datasheet Summary

Description

in Table 2-2, added note to Table 10-7 and clarified Section 12.3.

Please see http://www.freescale.com/semiconductors for the most current Data Sheet revision.

56F8355 Technical Data, Rev.

Features

in italics are NOT available in the 56F8155 device.
Up to 60 MIPS at 60MHz core frequency.
DSP and MCU functionality in a unified, C-efficient architecture.
256KB Program Flash.
4KB Program RAM.
8KB Data Flash.
16KB Data RAM.
16KB Boot Flash.
Up to two 6-channel PWM modules.
Four 4-channel, 12-bit ADCs.
Temperature Sensor.
Up to two Quadrature Decoders.
FlexCAN module.
Two Serial.

Datasheet Details

Part number	56F8355
Manufacturer	Freescale Semiconductor
File Size	2.09 MB
Description	(56F8155 / 56F8355) 16-bit Hybrid Controllers
Datasheet	56F8355 Datasheet
Additional preview pages of the 56F8355 datasheet.

📁 Similar Datasheet

56F8322 - 16-bit Hybrid Controllers (Motorola Inc)

56F801 - 16-bit Hybrid Controller (Motorola)

56F8011 - (56F8011 / 56F8013) 16-Bit Digital Signal Controller (Motorola Semiconductor)

56F8013 - (56F8011 / 56F8013) 16-Bit Digital Signal Controller (Motorola Semiconductor)

56F802 - 56F802 16-bit Hybrid Controller (Motorola)

56F8023 - 16-bit Digital Signal Controllers (Motorola Semiconductor)

56F8025 - 16-bit Digital Signal Controllers (Motorola Semiconductor)

56F803 - 16-bit Hybrid Controller (Motorola)

56F8033 - 16-bit Digital Signal Controllers (Motorola Semiconductor)

56F8035 - 16-bit Digital Signal Controllers (Motorola Semiconductor)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com 56F8355/56F8155 Data Sheet Preliminary Technical Data 56F8300 16-bit Hybrid Controllers MC56F8355 Rev. 5.0 11/2004 freescale.com Document Revision History Version History Rev 0.0 Rev 1.0 Initial release Fixed typos in Section 1.1.3; Replace any reference to Flash Interface Unit with Flash Memory Module; added note to Vcap pin in Table 2-2; corrected Table 4-4, removed unneccessary notes in Table 10-12; corrected temperature range in Table 10-14; added ADC calibration information to Table 10-23 and new graphs in Figure 10-21 Corrected 2.2µF to 0.1 µF low ESR capacitor in Table 2-2. Replaced Table 10-16 with correct parameters for the 128 package pinout. Corrected (fout/2) with (fout) in Table 10-14. Corrected pinout labels in Figure 11-1.

Published: Aug 2, 2007 |