Datasheet4U Logo Datasheet4U.com

MBM29F200TC - 2M (256K X 8/128K X 16) BIT

This page provides the datasheet information for the MBM29F200TC, a member of the MBM29F200BC 2M (256K X 8/128K X 16) BIT family.

Datasheet Summary

Description

The MBM29F200TC/BC is a 2M-bit, 5.0 V-only Flash memory organized as 256K bytes of 8 bits each or 128K words of 16 bits each.

The MBM29F200TC/BC is offered in a 48-pin TSOP and 44-pin SOP packages.

This device is designed to be programmed in-system with the standard system 5.0 V VCC supply.

Features

  • Single 5.0 V read, write, and erase Minimizes system level power requirements.
  • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs.
  • Compatible with JEDEC-standard world-wide pinouts 48-pin TSOP (Package suffix: PFTN.
  • Normal Bend Type, PFTR.
  • Reversed Bend Type) 44-pin SOP (Package suffix: PF).
  • Minimum 100,000 write/erase cycles.
  • High performance 55 ns maximum access time.
  • Sector erase architecture.

📥 Download Datasheet

Datasheet preview – MBM29F200TC

Datasheet Details

Part number MBM29F200TC
Manufacturer Fujitsu Media Devices Limited
File Size 565.12 KB
Description 2M (256K X 8/128K X 16) BIT
Datasheet download datasheet MBM29F200TC Datasheet
Additional preview pages of the MBM29F200TC datasheet.

📁 Similar Datasheet

Other Datasheets by Fujitsu Media Devices Limited
  • MBM29F200BC - 2M (256K x 8/128K x 16) BIT FLASH MEMORY

Full PDF Text Transcription

Click to expand full text
FUJITSU SEMICONDUCTOR DATA SHEET DS05-20867-3E FLASH MEMORY www.datasheet4u.com CMOS 2M (256K × 8/128K × 16) BIT MBM29F200TC-55/-70/-90/MBM29F200BC-55/-70/-90 s FEATURES • Single 5.0 V read, write, and erase Minimizes system level power requirements • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs • Compatible with JEDEC-standard world-wide pinouts 48-pin TSOP (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 44-pin SOP (Package suffix: PF) • Minimum 100,000 write/erase cycles • High performance 55 ns maximum access time • Sector erase architecture One 16K byte, two 8K bytes, one 32K byte, and three 64K bytes. Any combination of sectors can be concurrently erased. Also supports full chip erase.
Published: |