Datasheet4U Logo Datasheet4U.com

MBM29DL32xTE - (MBM29DL32xTE/BE) FLASH MEMORY CMOS 32 M (4 M X 8/2 M X 16) BIT

Description

The MBM29DL32XTE/BE are a 32 M-bit, 3.0 V-only Flash memory organized as 4 Mbytes of 8 bits each or 2 Mwords of 16 bits each.

These devices are designed to be programmed in-system with the standard system 3.0 V VCC supply.

12.0 V VPP and 5.0 V VCC are not required for write or erase operations.

Features

  • 0.23 µm Process Technology.
  • Simultaneous Read/Write operations (dual bank) Multiple devices available with different bank sizes (Refer to “MBM29DL32XTE/BE Device Bank Divisions” in “s.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MBM29DL321BD-12 32M (4M x 8/2M x 16) BIT Dual Operation Fujitsu
MBM29DL321BD-80 32M (4M x 8/2M x 16) BIT Dual Operation Fujitsu
MBM29DL321BD-90 32M (4M x 8/2M x 16) BIT Dual Operation Fujitsu
MBM29DL321TD-12 32M (4M x 8/2M x 16) BIT Dual Operation Fujitsu
MBM29DL321TD-80 32M (4M x 8/2M x 16) BIT Dual Operation Fujitsu

Other Datasheets by Fujitsu Semiconductor Limited

Part Number Description
MBM29DL32xTD 32M (4M X 8/2M X 16) BIT Dual Operation
MBM29DL32xBD 32M (4M X 8/2M X 16) BIT Dual Operation
MBM29DL321BD (MBM29DL32xBD) 32M (4M X 8/2M X 16) BIT Dual Operation
MBM29DL321TD (MBM29DL32xBD) 32M (4M X 8/2M X 16) BIT Dual Operation
MBM29DL322BD (MBM29DL32xBD) 32M (4M X 8/2M X 16) BIT Dual Operation

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com FUJITSU SEMICONDUCTOR DATA SHEET DS05-20881-7E FLASH MEMORY CMOS 32 M (4 M × 8/2 M × 16) BIT Dual Operation MBM29DL32XTE/BE80/90 s DESCRIPTION The MBM29DL32XTE/BE are a 32 M-bit, 3.0 V-only Flash memory organized as 4 Mbytes of 8 bits each or 2 Mwords of 16 bits each. These devices are designed to be programmed in-system with the standard system 3.0 V VCC supply. 12.0 V VPP and 5.0 V VCC are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers. MBM29DL32XTE/BE are organized into two banks, Bank 1 and Bank 2, which are considered to be two separate memory arrays for operations.
Published: |