Datasheet4U Logo Datasheet4U.com

MBM29DL400TC - 4M (512K X 8/256K X 16) BIT

General Description

The MBM29DL400TC/BC are a 4M-bit, 3.0 V-only Flash memory organized as 512K bytes of 8 bits each or 256K words of 16 bits each.

The MBM29DL400TC/BC are offered in a 48-pin TSOP(I) package.

These devices are designed to be programmed in-system with the standard system 3.0 V VCC supply.

Key Features

  • Single 3.0 V read, program, and erase Minimizes system level power requirements.
  • Simultaneous operations Read-while-Erase or Read-while-Program.
  • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs.
  • Compatible with JEDEC-standard world-wide pinouts (Pin compatible with MBM29LV400TC/BC) 48-pin TSOP(I) (Package suffix: PFTN.
  • Normal Bend Type, PFTR.
  • Reversed Bend Type).
  • Minimum 100,000 program/erase cycles.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MBM29DL400TC-12 4M (512K x 8/256K x 16) BIT Fujitsu
MBM29DL400TC-55 4M (512K x 8/256K x 16) BIT Fujitsu
MBM29DL400TC-70 4M (512K x 8/256K x 16) BIT Fujitsu
MBM29DL400TC-90 4M (512K x 8/256K x 16) BIT Fujitsu
MBM29DL400BC-12 4M (512K x 8/256K x 16) BIT Fujitsu

Other Datasheets by Fujitsu Semiconductor Limited

Part Number Description
MBM29DL400BC 4M (512K X 8/256K X 16) BIT
MBM29DL161BD (MBM29DL16xTD/BD) FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT
MBM29DL161BE (MBM29DL16xTE/BE) 16M (2MX8/1MX16) BIT Dual Operation
MBM29DL161TD (MBM29DL16xTD/BD) FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT
MBM29DL161TE (MBM29DL16xTE/BE) 16M (2MX8/1MX16) BIT Dual Operation

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FUJITSU SEMICONDUCTOR DATA SHEET DS05-20866-2E FLASH MEMORY CMOS 4M (512K × 8/256K × 16) BIT MBM29DL400TC-55/-70/-90/-12/MBM29DL400BC-55/-70/-90/-12 s FEATURES • Single 3.0 V read, program, and erase Minimizes system level power requirements • Simultaneous operations Read-while-Erase or Read-while-Program • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs • Compatible with JEDEC-standard world-wide pinouts (Pin compatible with MBM29LV400TC/BC) 48-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) • Minimum 100,000 program/erase cycles • High performance 55 ns maximum access time • Sector erase architecture Two 16K byte, four 8K bytes, two 32K byte, and six 64K bytes. Any combination of sectors can be concurrently erased.