MBM29LV004TC Datasheet PDF - Fujitsu Media Devices 4M (512K X 8) BIT Specs

MBM29LV004TC - 4M (512K X 8) BIT

This page provides the datasheet information for the MBM29LV004TC, a member of the MBM29LV004BC 4M (512K X 8) BIT family.

Datasheet Summary

Description

The MBM29LV004TC/BC are a 4M-bit, 3.0 V-only Flash memory organized as 512K bytes of 8 bits each.

The MBM29LV004TC/BC are offered in a 40-pin TSOP(I) and 40-pin SON packages.

These devices are designed to be programmed in-system with the standard system 3.0 V VCC supply.

Features

Single 3.0 V read, program, and erase Minimizes system level power requirements.
Compatible with JEDEC-standard commands Uses same software commands as E2PROMs.
Compatible with JEDEC-standard world-wide pinouts 40-pin TSOP(I) (Package suffix: PTN.
Normal Bend Type, PTR.
Reversed Bend Type) 40-pin SON (Package suffix: PNS).
Minimum 100,000 program/erase cycles.
High performance 70 ns maximum access time.
Sector erase archite.

Datasheet Details

Part number	MBM29LV004TC
Manufacturer	Fujitsu Media Devices
File Size	442.31 KB
Description	4M (512K X 8) BIT
Datasheet	MBM29LV004TC Datasheet
Additional preview pages of the MBM29LV004TC datasheet.

📁 Similar Datasheet

MBM29LV004TC-12 - 4M (512K x 8) BIT FLASH MEMORY (Fujitsu)

MBM29LV004TC-70 - 4M (512K x 8) BIT FLASH MEMORY (Fujitsu)

MBM29LV004TC-90 - 4M (512K x 8) BIT FLASH MEMORY (Fujitsu)

MBM29LV004BC-12 - 4M (512K x 8) BIT FLASH MEMORY (Fujitsu)

MBM29LV004BC-70 - 4M (512K x 8) BIT FLASH MEMORY (Fujitsu)

MBM29LV004BC-90 - 4M (512K x 8) BIT FLASH MEMORY (Fujitsu)

MBM29LV001BC-55 - 1M (128K x 8) BIT FLASH MEMORY (Fujitsu)

MBM29LV001BC-70 - 1M (128K x 8) BIT FLASH MEMORY (Fujitsu)

MBM29LV001TC-55 - 1M (128K x 8) BIT FLASH MEMORY (Fujitsu)

MBM29LV001TC-70 - 1M (128K x 8) BIT FLASH MEMORY (Fujitsu)

Full PDF Text Transcription

Click to expand full text

FUJITSU SEMICONDUCTOR DATA SHEET DS05-20864-3E FLASH MEMORY CMOS 4M (512K × 8) BIT MBM29LV004TC-70/-90/-12/MBM29LV004BC-70/-90/-12 s FEATURES • Single 3.0 V read, program, and erase Minimizes system level power requirements • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs • Compatible with JEDEC-standard world-wide pinouts 40-pin TSOP(I) (Package suffix: PTN – Normal Bend Type, PTR – Reversed Bend Type) 40-pin SON (Package suffix: PNS) • Minimum 100,000 program/erase cycles • High performance 70 ns maximum access time • Sector erase architecture One 16K byte, two 8K bytes, one 32K byte, and seven 64K bytes Any combination of sectors can be concurrently erased.

Published: Oct 2, 2005 |