Datasheet4U Logo Datasheet4U.com

MB1422A - DRAM Controller LSI

General Description

This pin is used to select refresh mode, internal refresh or external refresh.

If MODEO/RESET ~ "H", internal refresh mode is selected.

If MODEO/RESET ~ "L", external refresh mode.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MB 1422A June 1986 Edition 1.0 DYNAMIC RAM CONTROLLER The Fujitsu MB 1422A is a high performance DRAM controller LSI. The MB 1422A controls address multiplexing, refresh timing and their arbitration, and realizes one chip DRAM peripheral controller. The MB 1422A is designed to easily interface 64K and 256K DRAM to the system based on the 8086 or 68000. The MB 1422A is fabricated in an advanced low-power Schottky TTL process. The device is housed in a plastic 42-pin Dual In-line-Package, 42 pin shrink DIP, and 44-pin PLCC. • 256k and 64k Dynamic-RAM control capability • Directly addresses and drives up to 44 DRAMs without external drivers • Internal/external refresh capability • Supports 8086 (5MHz or 8M Hz) or 68000 (8MHz or 12.