Click to expand full text
GS82582T20/38GE-550/500/450/400
165-Bump BGA Commercial Temp Industrial Temp
288Mb SigmaDDR-II+TM Burst of 2 SRAM
550 MHz–400 MHz 1.8 V VDD
1.8 V or 1.5 V I/O
Features
• 2.5 Clock Latency • Simultaneous Read and Write SigmaDDRTM Interface • JEDEC-standard pinout and package • Double Data Rate interface • Byte Write controls sampled at data-in time • Burst of 2 Read and Write • On-Die Termination (ODT) on Data (D), Byte Write (BW),
and Clock (K, K) inputs • 1.8 V +100/–100 mV core power supply • 1.5 V or 1.8 V HSTL Interface • Pipelined read operation • Fully coherent read and write pipelines • ZQ pin for programmable output drive strength • Data Valid Pin (QVLD) Support • IEEE 1149.
GS82582T20GE Datasheet
