Datasheet4U Logo Datasheet4U.com

HMN1M8DVN - Non-Volatile SRAM

Description

The HMN1M8DVN Nonvolatile SRAM is a 8,388,608-bit static RAM organized as 1,048,576 bytes by 8 bits.

Features

  • w Access time : 70, 85, 120, 150 ns w High-density design : 8Mbit Design w Battery internally isolated until power is applied w Industry-standard 40-pin 1,024K x 8 pinout w Unlimited write cycles w Data retention in the absence of VCC w 10-years minimum data retention in absence of power w Automatic write-protection during power-up/power-down cycles w Data is automatically protected during power loss PIN.

📥 Download Datasheet

Datasheet preview – HMN1M8DVN

Datasheet Details

Part number HMN1M8DVN
Manufacturer Hanbit Electronics
File Size 121.75 KB
Description Non-Volatile SRAM
Datasheet download datasheet HMN1M8DVN Datasheet
Additional preview pages of the HMN1M8DVN datasheet.

📁 Similar Datasheet

  • HMN10N65D - 650V GaN Enhancement-mode Power Transistor (H&M Semiconductor)
  • HMN10N65Q - 650V GaN Enhancement-mode Power Transistor (H&M Semiconductor)
  • HMN11N65D - 650V GaN Power Transistor (H&M Semiconductor)
  • HMN12816D - Non-Volatile SRAM MODULE 2Mbit (Hanbit)
  • HMN1288D - Non-Volatile SRAM MODULE 1Mbit (Hanbit)
  • HMN1288DV - Non-Volatile SRAM MODULE 1Mbit (Hanbit)
  • HMN1288J - Non-Volatile SRAM MODULE 1Mbit (Hanbit)
  • HMN4013A4 - N-Channel Power MOSFET (HUAHONG)
Other Datasheets by Hanbit Electronics

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com HANBit HMN1M8DVN Non-Volatile SRAM MODULE 8Mbit (1024k x 8bit) 40Pin – DIP, 3.3V Part No. HMN1M8DVN GENERAL DESCRIPTION The HMN1M8DVN Nonvolatile SRAM is a 8,388,608-bit static RAM organized as 1,048,576 bytes by 8 bits. The HMN1M8DVN has a self-contained lithium energy source provide reliable non-volatility coupled with the unlimited write cycles of standard SRAM and integral control circuitry which constantly monitors the single 3.3V supply for an out-oftolerance condition. When such a condition occurs, the lithium energy source is automatically switched on to sustain the memory until after VCC returns valid and write protection is unconditionally enabled to prevent garbled data.
Published: |