Datasheet4U Logo Datasheet4U.com

RFG50N06 - Avalanche Rated N-Channel Enhancement-Mode Power MOSFETs

Datasheet Summary

Description

The RFG50N06, RFP50N06, RF1S50N06, and RF1S50N06SM N-Channel power MOSFETs are manufactured using the MegaFET process.

Features

  • 50A, 60V.
  • rDS(ON) = 0.022Ω.
  • Temperature Compensating PSPICE Model.
  • Peak Current vs Pulse Width Curve.
  • UIS Rating Curve.
  • +175oC Operating Temperature.

📥 Download Datasheet

Datasheet preview – RFG50N06

Datasheet Details

Part number RFG50N06
Manufacturer Harris
File Size 77.46 KB
Description Avalanche Rated N-Channel Enhancement-Mode Power MOSFETs
Datasheet download datasheet RFG50N06 Datasheet
Additional preview pages of the RFG50N06 datasheet.

📁 Similar Datasheet

  • RFG50N06 - N-Channel Power MOSFET (Fairchild Semiconductor)
  • RFG50N06 - N-Channel Power MOSFET (Intersil Corporation)
  • RFG50N06LE - N-Channel Power MOSFET (Intersil Corporation)
  • RFG50N05 - N-Channel Power MOSFET (Intersil Corporation)
  • RFG50N05L - N-Channel Power MOSFET (Fairchild Semiconductor)
  • RFG50N05L - N-Channel Power MOSFET (Intersil Corporation)
  • RFG570A5-AYW-DNS - TFT Display (Raystar)
  • RFG30P05 - P-Channel Power MOSFET (Intersil Corporation)
  • RFG30P06 - P-Channel Power MOSFET (Intersil Corporation)
  • RFG30P06 - P-Channel Power MOSFET (Fairchild Semiconductor)
Other Datasheets by Harris
  • RFG30P05 - P-Channel Enhancement-Mode Power MOSFET
  • RFG70N06 - N-Channel MOSFET

Full PDF Text Transcription

Click to expand full text
SEMICONDUCTOR RFG50N06, RFP50N06, RF1S50N06, RF1S50N06SM December 1995 50A, 60V, Avalanche Rated N-Channel Enhancement-Mode Power MOSFETs Features • 50A, 60V • rDS(ON) = 0.022Ω • Temperature Compensating PSPICE Model • Peak Current vs Pulse Width Curve • UIS Rating Curve • +175oC Operating Temperature Description Packages DRAIN (BOTTOM SIDE METAL) JEDEC STYLE TO-247 SOURCE DRAIN GATE The RFG50N06, RFP50N06, RF1S50N06, and RF1S50N06SM N-Channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance.
Published: |