HD74ALVCH162835 Overview
Data flow from A to Y is controlled by the output enable (OE ). The device operates in the transparent mode when LE is high. The A data is latched if CLK is held at a high or low logic level.
HD74ALVCH162835 Key Features
- VCC = 2.3 V to 3.6 V
- Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
- Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C)
- High output current ±12 mA (@V CC = 3.0 V)
- Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
- All outputs have equivalent 26 Ω series resistors, so no external resistors are required