Datasheet4U Logo Datasheet4U.com

HD74LV175A - Quad. D-type Flip-Flops with Clear

General Description

Information at the D inputs of the HD74LV175A is transferred to the Q and Q outputs on the positive going edge of the clock pulse.

Both true and complement outputs from each flip-flop are externally available.

All four flip-flops are controlled by a common clock and common clear.

Key Features

  • VCC = 2.0 V to 5.5 V operation All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VO (Max. ) = 5.5 V (@VCC = 0 V) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C) Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V) Function Table Inputs CLR L H H H Note: H: L: X: ↑: ↓: CLK X ↑ ↑ ↓ High level Low level Immaterial Low to high transiti.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LV10A Triple 3-input Positive NAND Gates Renesas
HD74LV11A Triple 3-input Positive AND Gates Renesas
HD74LV123A Dual Retriggerable Monostable Multivibrators Renesas
HD74LV125A Quad. Bus Buffer Gates Renesas
HD74LV126A Quad. Bus Buffer Gates Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74LV174A Hex D-type Flip-Flops with Clear
HD74LV10A Triple 3-input Positive NAND Gates
HD74LV11A Triple 3-input Positive AND Gates
HD74LV123A Dual Retriggerable Monostable Multivibrators
HD74LV125A Quad. Bus Buffer Gates with 3-state Outputs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74LV175A Quad. D-type Flip-Flops with Clear ADE-205-270 (Z) 1st Edition April 1999 Description Information at the D inputs of the HD74LV175A is transferred to the Q and Q outputs on the positive going edge of the clock pulse. Both true and complement outputs from each flip-flop are externally available. All four flip-flops are controlled by a common clock and common clear. Clearing is accomplished by a negative pulse at the clear input. All four Q outputs are cleared to a logic low level and all four Q outputs to a logic high level. Low-voltage and high-speed operation is suitable for battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life. Features • • • • • • VCC = 2.0 V to 5.5 V operation All inputs VIH (Max.) = 5.