Datasheet Details
| Part number | HD74LV573A |
|---|---|
| Manufacturer | Hitachi Semiconductor (now Renesas) |
| File Size | 66.71 KB |
| Description | Octal D-type Transparent Latches with 3-state Outputs |
| Datasheet |
 HD74LV573A Datasheet
|
|
|
General Description
The HD74LV573A has eight D-type latches with three-state outputs in a 20-pin package.
When the latch enable input is high, the Q outputs will follow the D inputs.
When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again.
Key Features
- VCC = 2.0 V to 5.5 V operation All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VO (Max. ) = 5.5 V (@VCC = 0 V) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C) Output current ±8 mA (@VCC = 3.0 V to 3.6 V), ±16 mA (@VCC = 4.5 V to 5.5 V) Function Table Inputs OE L L L H Note: H: L: X: Z: Q0 : LE H H L X D H L X X Output Q H L Q0 Z High level Low level Im.