Datasheet4U Logo Datasheet4U.com

HD74LVC16373A - 16-bit D-type Transparent Latches with 3-state Outputs

General Description

The HD74LVC16373A has sixteen D type latches with three state outputs in a 48 pin package.

When the latch enable input is high, the Q outputs will follow the D inputs.

When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again.

Key Features

  • VCC = 2.0 V to 5.5 V All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VOUT (Max. ) = 5.5 V (@VCC = 0 V or output off state) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C) High output current ±24 mA (@VCC = 3.0 V to 5.5 V) Function Table Inputs G H L L L H: L: X: Z: Q0: LE X H H L D X L H X Output Q Z L H Q0 High level Low level Immaterial High impedanc.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74LVC16373A 16-bit D-type Transparent Latches with 3-state Outputs ADE-205-121B(Z) 3rd Edition December 1996 Description The HD74LVC16373A has sixteen D type latches with three state outputs in a 48 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input (1 G, 2G), all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.