Datasheet4U Logo Datasheet4U.com

HD74LVC16373A - 16-bit D-type Transparent Latches

General Description

The HD74LVC16373A has sixteen D type latches with three state outputs in a 48 pin package.

When the latch enable input is high, the Q outputs will follow the D inputs.

When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again.

Key Features

  • VCC = 2.0 V to 5.5 V.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • All outputs VOUT (Max. ) = 5.5 V (@VCC = 0 V or output off.

📥 Download Datasheet

Datasheet Details

Part number HD74LVC16373A
Manufacturer Renesas
File Size 189.09 KB
Description 16-bit D-type Transparent Latches
Datasheet download datasheet HD74LVC16373A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LVC16373A 16-bit D-type Transparent Latches with 3-state Outputs Hitachi Semiconductor
HD74LVC16374A 16-bit D-type Flip Flops with 3-state Outputs Hitachi Semiconductor
HD74LVC16240A 16-bit Buffers / Line Drivers with 3-state Outputs Hitachi Semiconductor
HD74LVC16241 16-bit Buffers / Line Drivers with 3-state Outputs Hitachi Semiconductor
HD74lVC16244A 16-bit Buffers / Line Drivers with 3-state Outputs Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74LVC16374A 16-bit D-type Flip Flops
HD74LVC16240A 16-bit Buffers / Line Drivers
HD74LVC16245A 16-bit Bus Transceivers
HD74LVC125A Quad. Bus Buffer Gates
HD74LVC138 3-to-8-line Decoder / Demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74LVC16373A 16-bit D-type Transparent Latches with 3-state Outputs REJ03D0366–0400Z (Previous ADE-205-121B (Z)) Rev.4.00 Jul. 29, 2004 Description The HD74LVC16373A has sixteen D type latches with three state outputs in a 48 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input (1G, 2G), all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.