HD74SSTV16857 - 1:1 14-bit SSTL-2 Registered Buffer

Product Overview

Hitachi Semiconductor

Datasheet Details

Part number	HD74SSTV16857
Manufacturer	Hitachi Semiconductor
File Size	154.31 KB
Description	1:1 14-bit SSTL-2 Registered Buffer
Datasheet	HD74SSTV16857 Datasheet
Additional preview pages of the HD74SSTV16857 datasheet.

Product details

Description

The HD74SSTV16857 is a 14-bit registered buffer designed for 2.3 V to 2.7 V Vcc operation and LVCMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input.

Features

Supports LVCMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input.
Differential SSTL_2 (Stub series terminated logic) CLK signal.
Flow through architecture optimizes PCB layout.
Package type Package type TSSOP-48 pin TVSOP-48 pin Package code TTP-48DB TTP-48DEV Package suffix T N Taping code EL (1,000 pcs / Reel) EL (1,000 pcs / Reel) HD74SSTV16857 Function Table Inputs RESET L H H H H: L: X: ↑: ↓: Note: CLK X ↓ ↓ L or H CLK X ↑ ↑ H or L D X H L X L.

📁 Similar Datasheet

HD74SSTV16857 - 1:1 14-bit SSTL_2 Registered Buffer (Renesas)
HD74SSTV16857A - 1:1 14-bit SSTL_2 Registered Buffer (Renesas)
HD74SSTV16857B - 1:1 14-bit SSTL_2 Registered Buffer (Renesas)
HD7400 - TTL HD74/HD74S Series (Renesas Technology)
HD7404 - TTL Hex Inverters (Renesas Technology)
HD7407 - TTL HD74 / HD74S Series (Hitachi)
HD74161 - HD74 gates (Hitachi)
HD7460 - TTL (Renesas)

Other Datasheets by Hitachi Semiconductor

HD74AC00 - Quad 2-Input NAND Gate
HD74AC02 - Quad 2-Input NOR Gate
HD74AC04 - Hex Inverter
HD74AC08 - Quad 2-Input AND Gate
HD74AC107 - Dual JK Flip-Flop (with Separate Clear and Clock)
HD74AC112 - Dual JK Negative Edge-Triggered Flip-Flop

Published: Dec 23, 2006 |