HY5DU12822ALT - 512Mb DDR SDRAM

This page provides the datasheet information for the HY5DU12822ALT, a member of the HY5DU12822AT 512Mb DDR SDRAM family.

Product Overview

Hynix Semiconductor

Part number	HY5DU12822ALT
Manufacturer	Hynix Semiconductor
File Size	427.98 KB
Description	512Mb DDR SDRAM
Datasheet	HY5DU12822ALT Datasheet
Additional preview pages of the HY5DU12822ALT datasheet.

and is subject to change without notice.

Hynix semiconductor does not assume any responsibility for use of circuits described.

No patent licenses are implied.

VDD, VDDQ = 2.5V +/- 0.2V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional data strobe (DQS) x16 device has two bytewide data strobes (UDQS, LDQS) per each x8 I/O Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ) On chip DLL ali.

Other Datasheets by Hynix Semiconductor

Published: Sep 20, 2009 |