Datasheet4U Logo Datasheet4U.com

HY5V22LFP - 4 Banks x 1M x 32Bit Synchronous DRAM

This page provides the datasheet information for the HY5V22LFP, a member of the HY5V22F 4 Banks x 1M x 32Bit Synchronous DRAM family.

Description

and is subject to change without notice.

Hynix Semiconductor Inc.

does not assume any responsibility for use of circuits described.

Features

  • JEDEC standard 3.3V power supply All device pins are compatible with LVTTL interface 86TSOP-II, 90Ball FBGA with 0.8mm of pin pitch All inputs and outputs referenced to positive edge of system clock Data mask function by DQM0,1,2 and 3.
  • Internal four banks operation.
  • Burst Read Single Write operation Programmable CAS Latency ; 2, 3 Clocks.
  • Auto refresh and self refresh 4096 refresh cycles /.

📥 Download Datasheet

Datasheet preview – HY5V22LFP

Datasheet Details

Part number HY5V22LFP
Manufacturer Hynix Semiconductor
File Size 938.60 KB
Description 4 Banks x 1M x 32Bit Synchronous DRAM
Datasheet download datasheet HY5V22LFP Datasheet
Additional preview pages of the HY5V22LFP datasheet.

📁 Similar Datasheet

  • HY5-P - Current Transducers HY 5 to 25-P (LEM)
  • HY50-P - Current Transducer HY 50-P (LEM)
  • HY5002 - 1-chip composed of high-current totem pole (HAWYANG)
  • HY5012A - N-Channel Enhancement Mode MOSFET (HOOYI)
  • HY5012W - N-Channel Enhancement Mode MOSFET (HOOYI)
  • HY50P - Current Transducers/ HY 50-P/SP1 (LEM)
  • HY5100 - 2 Input / 3 Output Digital Delay Line (Hytek)
  • HY510N - PC POWER SUPPLY SUPERVISOR (HawYang)
  • HY5110A - N-Channel Enhancement Mode MOSFET (HUAYI)
  • HY5110NA2W - N-Channel Enhancement Mode MOSFET (HUAYI)
Other Datasheets by Hynix Semiconductor
  • HY5V22LF - 4 Banks x 1M x 32Bit Synchronous DRAM
  • HY5V22F - 4 Banks x 1M x 32Bit Synchronous DRAM
  • HY5V22FP - 4 Banks x 1M x 32Bit Synchronous DRAM
  • HY5V22GF - 4 Banks x 1M x 32Bit Synchronous DRAM
  • HY5V26CF - (HY5V26CxF) 4 Banks X 2M X 16bits Synchronous DRAM
  • HY5V26CLF - (HY5V26CxF) 4 Banks X 2M X 16bits Synchronous DRAM
  • HY5V26CSF - (HY5V26CxF) 4 Banks X 2M X 16bits Synchronous DRAM
  • HY5V52F - 4Banks x 2M x 32bits Synchronous DRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com HY57V283220(L)T(P)/ HY5V22(L)F(P) 4 Banks x 1M x 32Bit Synchronous DRAM Revision History Revision No. 0.1 History Defined Preliminary Specification 1) 2) 3) 4) 5) 6) Modified FBGA Ball Configuration Typo. Changed Functional Block Diagram from A10 to A11. Changed VDD min from 3.0V to 3.135V. Changed Cap. Value from C11, 3, 5 to 4pf & C12, 3.8 to 4pf. Insert tAC2 Value. Insdrt tRAS & CLK Value. Remark 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 Defined IDD Spec. Delited Preliminary. Changed IDD Spec. 133MHz Speed Added Changed FBGA Package Size from 11x13 to 8x13. 1) Changed VDD min from 3.135V to 3.0V. 2) Changed VIL min from VSSQ-0.3V to -0.3V. Modified of size erra. (Page15) (Equation : 13.00 ± 10 -> 13.00 ± 0.
Published: |