Datasheet4U Logo Datasheet4U.com

TC9205M - 5-Port 10/100/1000 Smart Ethernet Switch

General Description

TC9205M is a fully integrated 5 Port 10/100/1000 smart Ethernet switch controller designed for low cost and high performance solutions.

The chip embeds necessary SSRAM for packet buffering and MAC address table.

It provides MII / GMII / interface for all ports.

Key Features

  • Stand Alone Switch On A Chip 5 Ethernet 10/100/1000 ports I Ethernet 10/100 port MII/GMII interface for 5 ports I extra MII interface for 6th port Four Classes of Service (CoS) selectable for each port and/or checked via IP Header and 802.1Q VLAN Tag Five port-based VLANs Maximum throughput, non head-of-line blocking architecture Embedded SSRAM packet buffer/address table 8K MAC address table Each port is configurable to 10 full/half duplex, 100 full/half duplex and 1000 full duplex mode Flow-co.

📥 Download Datasheet

Datasheet Details

Part number TC9205M
Manufacturer IC Plus
File Size 1.61 MB
Description 5-Port 10/100/1000 Smart Ethernet Switch
Datasheet download datasheet TC9205M Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC9205M Preliminary Data Sheet 5-Port 10/100/1000 Smart Ethernet Switch Features Stand Alone Switch On A Chip 5 Ethernet 10/100/1000 ports I Ethernet 10/100 port MII/GMII interface for 5 ports I extra MII interface for 6th port Four Classes of Service (CoS) selectable for each port and/or checked via IP Header and 802.1Q VLAN Tag Five port-based VLANs Maximum throughput, non head-of-line blocking architecture Embedded SSRAM packet buffer/address table 8K MAC address table Each port is configurable to 10 full/half duplex, 100 full/half duplex and 1000 full duplex mode Flow-control ability is able to set for both full and half duplex mode Broadcast throttling Port Mirroring Serial EEPROM Interface, EEPROM is optional MDIO master for PHY configuration / polling 0.