ICS487-25 Datasheet PDF - ICS Quad PLL Specs

ICS487-25 - Quad PLL

Datasheet Summary

Description

The ICS487-25 generates five high-quality, high-frequency clock outputs.

It is designed to replace crystals and crystal oscillators in DTV applications.

Using ICS’ patented Phase Locked Loop (PLL) techniques, the device runs from a lower frequency crystal or clock input.

Features

Packaged in 16-pin TSSOP Available in Pb-free packaging Replaces multiple crystals and oscillators Input crystal or clock frequency of 27 MHz Zero ppm frequency synthesis error Duty cycle of 45/55 Operating voltage of 3.3 V Advanced, low power CMOS process.

Datasheet Details

Part number	ICS487-25
Manufacturer	ICS
File Size	173.72 KB
Description	Quad PLL
Datasheet	ICS487-25 Datasheet
Additional preview pages of the ICS487-25 datasheet.

📁 Similar Datasheet

ICS487-25 - QUAD PLL (Renesas)

ICS49S625BIL - Crystal-to-LVPECL/LVDS Clock Synthesizer (Renesas)

ICS-40180 - Low-Noise Microphone (InvenSense)

ICS-40300 - High SPL Analog Microphone (InvenSense)

ICS-40310 - Low-Noise Microphone (InvenSense)

ICS-40618 - High Dynamic Range Microphone (InvenSense)

ICS-40619 - High Dynamic Range Microphone (InvenSense)

ICS-40720 - Ultra-Low Noise Microphone (InvenSense)

ICS-40720 - Ultra-Low Noise Microphone (TDK)

ICS-40730 - Ultra-Low Noise Microphone (TDK)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com ICS487-25 Quad PLL for DTV Features • • • • • • • • Packaged in 16-pin TSSOP Available in Pb-free packaging Replaces multiple crystals and oscillators Input crystal or clock frequency of 27 MHz Zero ppm frequency synthesis error Duty cycle of 45/55 Operating voltage of 3.3 V Advanced, low power CMOS process Description The ICS487-25 generates five high-quality, high-frequency clock outputs. It is designed to replace crystals and crystal oscillators in DTV applications. Using ICS’ patented Phase Locked Loop (PLL) techniques, the device runs from a lower frequency crystal or clock input. Because there is zero ppm frequency synthesis error on the audio clocks, the audio will remain locked to the video. Block Diagram VDD 3 2 S1:0 PLL1 ACLK 20M PLL2 48M PLL3 33.

Published: Oct 10, 2007 |