Datasheet4U Logo Datasheet4U.com

551S - Low Skew 1 to 4 Clock Buffer

Datasheet Summary

Description

The 551S is a low cost, high-speed single input to four output clock buffer.

The 551S has best in class Additive Phase Jitter of sub 50fsec.

IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks.

Features

  • Low additive phase jitter RMS: 50fs.
  • Extremely low skew outputs (50ps).
  • Low cost clock buffer.
  • Packaged in 8-pin SOIC and 8-pin DFN, Pb-free.
  • Input/Output clock frequency up to 200MHz.
  • Non-inverting output clock.
  • Ideal for networking clocks.
  • Operating Voltages: 1.8V to 3.3V.
  • Output Enable mode tri-states outputs.
  • Advanced, low power CMOS process.
  • Extended temperature range (-40°C to +105°C) Block.

📥 Download Datasheet

Datasheet preview – 551S

Datasheet Details

Part number 551S
Manufacturer IDT
File Size 151.53 KB
Description Low Skew 1 to 4 Clock Buffer
Datasheet download datasheet 551S Datasheet
Additional preview pages of the 551S datasheet.
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
Low Skew 1 to 4 Clock Buffer 551S DATASHEET Description The 551S is a low cost, high-speed single input to four output clock buffer. The 551S has best in class Additive Phase Jitter of sub 50fsec. IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact IDT for all of your clocking needs. Features • Low additive phase jitter RMS: 50fs • Extremely low skew outputs (50ps) • Low cost clock buffer • Packaged in 8-pin SOIC and 8-pin DFN, Pb-free • Input/Output clock frequency up to 200MHz • Non-inverting output clock • Ideal for networking clocks • Operating Voltages: 1.8V to 3.
Published: |