Datasheet4U Logo Datasheet4U.com

85356 - Differential-to-3.3V Dual LVPECL/ECL Clock Multiplexer

Description

The 85356 is a dual 2:1 Differential-to-LVPECL Multiplexer.

The device has both common select and individual select inputs.

When COM_SEL is logic High, the CLKxx input pairs will be passed to the output.

Features

  • High speed differential muliplexer. The device can be configured as a 2:1 multiplexer.
  • Dual 3.3V LVPECL outputs.
  • Selectable differential CLKx/nCLKx input pairs.
  • Differential CLKx/nCLKx pairs can accept the following interface levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL.
  • Output frequency: 900MHz (typical).
  • Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLKx input.
  • Output skew: 75ps (typical).

📥 Download Datasheet

Datasheet preview – 85356

Datasheet Details

Part number 85356
Manufacturer IDT
File Size 521.87 KB
Description Differential-to-3.3V Dual LVPECL/ECL Clock Multiplexer
Datasheet download datasheet 85356 Datasheet
Additional preview pages of the 85356 datasheet.

📁 Similar Datasheet

  • 8531-01 - Differential-to3.3V LVPECL Fanout Buffer (Renesas)
  • 85310I-11 - 2.5V LVPECL/ECL Fanout Buffer (Renesas)
  • 8531X01 - S1T8531X01 (Samsung semiconductor)
  • 853S01 - Differential-to-LVPECL Multiplexer (Renesas)
  • 853S057 - LVPECL/ECL Clock Data Multiplexer (Renesas)
  • 853S058 - LVPECL/ECL Clock Multiplexer (Renesas)
  • 853S202 - 2.5V LVPECL Multiplexer (Renesas)
Other Datasheets by IDT
  • 85352 - LVPECL Clock Buffer
  • 8530I-01 - 1-to-16 Differential-to-3.3V LVPECL Fanout Buffer
  • 85311I - LVPECL/ ECL Fanout Buffer
  • 853S01 - 2:1 Differential-to-LVPECL Multiplexer
  • 853S011B - LVPECL/ ECL Fanout Buffer
  • 853S058 - LVPECL/ECL Clock Multiplexer
  • 853S111B - LVPECL/ECL Fanout Buffer

Full PDF Text Transcription

Click to expand full text
2:1, Differential-to-3.3V Dual LVPECL/ECL Clock Multiplexer 85356 DATA SHEET General Description The 85356 is a dual 2:1 Differential-to-LVPECL Multiplexer. The device has both common select and individual select inputs. When COM_SEL is logic High, the CLKxx input pairs will be passed to the output. When COM_SEL is logic Low, the output is determined by the setting of the SEL0 pin for channel 0 and the SEL1 pin for Channel 1. The differential input has a common mode range that can accept most differential input types such as LVPECL, LVDS, LVHSTL, SSTL, and HCSL. The 85356 can therefore be used as a differential translator to translate almost any differential input type to LVPECL. It can also be used in ECL mode by setting VCC = 0V and VEE to -3.0V to - 3.8V.
Published: |