8T74S208
Description
The 8T74S208 is a high-performance differential LVDS clock divider and fanout buffer.
Key Features
- One differential input reference clock
- Differential pair can accept the following differential input levels: LVDS, LVPECL, CML
- Integrated input termination
