9DB633 Datasheet PDF - IDT Six Output Differential Buffer Specs

9DB633 - Six Output Differential Buffer

Datasheet Summary

Description

The 9DB633 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1.

The 9DB633 is driven by a differential SRC output pair from an IDT 932S421 or 932SQ420 or equivalent main clock generator.

Features

Benefits:.
OE# pins/Suitable for Express Card.

Datasheet Details

Part number	9DB633
Manufacturer	IDT
File Size	233.81 KB
Description	Six Output Differential Buffer
Datasheet	9DB633 Datasheet
Additional preview pages of the 9DB633 datasheet.

📁 Similar Datasheet

9DB633 - Differential Buffer (Renesas)

9DB106 - Six Output Differential Buffer (Renesas)

9DB1200C - Twelve Output Differential Buffer (Renesas)

9DB1233 - 12-Output Differential Buffer (Renesas)

9DB1904B - 19 Output Differential Buffer (Renesas)

9DB1933 - Nineteen Output Differential Buffer (Renesas)

9DB202 - PCI Express Jitter Attenuator (Renesas)

9DB233 - DIFFERENTIAL BUFFER (Renesas)

9DB306 - PCI Express Jitter Attenuator (Renesas)

9DB401C - Four Output Differential Buffer (Renesas)

Full PDF Text Transcription

Click to expand full text

DATASHEET Six Output Differential Buffer for PCIe Gen3 9DB633 Recommended Application: 6 output PCIe Gen3 zero-delay/fanout buffer General Description: The 9DB633 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1. The 9DB633 is driven by a differential SRC output pair from an IDT 932S421 or 932SQ420 or equivalent main clock generator. It attenuates jitter on the input clock and has a selectable PLL bandwidth to maximize performance in systems with or without Spread-Spectrum clocking. An SMBus interface allows control of the PLL bandwidth and bypass options, while 2 clock request (OE#) pins make the 9DB633 suitable for Express Card applications.

Published: Dec 13, 2016 |