Datasheet4U Logo Datasheet4U.com

9DBL0443 - 4-output 3.3V LP-HCSL Zero-Delay Buffer

General Description

The 9DBL04x3 devices are 3.3V members of IDT's Full-Featured PCIe clock family.

They support PCIe Gen1-4 Common Clock (CC) architectures and also support NVLINK applications.

The 9DBL04x3 parts have a Loss of Signal (LOS) indicator to support fault-tolerant, high reliability systems.

Key Features

  • Loss Of Signal (LOS) open drain output.
  • 4.
  • 1-200 MHz Low-Power (LP) HCSL DIF pairs.
  • 9DBL0443 default Zout = 100Ω.
  • 9DBL0453 default Zout = 85Ω.
  • Easy AC-coupling to other logic families, see IDT.

📥 Download Datasheet

Datasheet Details

Part number 9DBL0443
Manufacturer IDT
File Size 323.43 KB
Description 4-output 3.3V LP-HCSL Zero-Delay Buffer
Datasheet download datasheet 9DBL0443 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
9DBL0442 3.3V PCIe Zero Delay Buffer Renesas
9DBL0442 Zero-Delay/Fanout Buffer Renesas
9DBL0442C 2 to 8-Output 3.3V PCIe Zero-Delay/Fanout Buffers Renesas
9DBL0452 3.3V PCIe Zero Delay Buffer Renesas
9DBL0452 Zero-Delay/Fanout Buffer Renesas

Other Datasheets by IDT

Part Number Description
9DBL0442 4-Output 3.3V PCIe Zero-delay Buffer
9DBL04 4-output 3.3V PCIe Zero-delay Buffer
9DBL0452 4-Output 3.3V PCIe Zero-delay Buffer
9DBL0453 4-output 3.3V LP-HCSL Zero-Delay Buffer
9DBL0455 PCIe Gen1-5 Clock Fanout Buffers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
4-output 3.3V LP-HCSL Zero-Delay Buffer with LOS Indicator 9DBL04x3 Datasheet General Description The 9DBL04x3 devices are 3.3V members of IDT's Full-Featured PCIe clock family. They support PCIe Gen1-4 Common Clock (CC) architectures and also support NVLINK applications. The 9DBL04x3 parts have a Loss of Signal (LOS) indicator to support fault-tolerant, high reliability systems. Recommended Application PCIe Gen1-4 and NVLINK clock distribution for Riser Cards, Storage, Networking, JBOD, Communications, Access Points Output Features ▪ Loss Of Signal (LOS) open drain output ▪ 4 – 1-200 MHz Low-Power (LP) HCSL DIF pairs ▪ 9DBL0443 default Zout = 100Ω ▪ 9DBL0453 default Zout = 85Ω ▪ Easy AC-coupling to other logic families, see IDT application note AN-891.