Datasheet4U Logo Datasheet4U.com

9DBL0442 - 4-Output 3.3V PCIe Zero-delay Buffer

General Description

The 9DBL0442 / 9DBL0452 devices are 3.3V members of IDT's Full-Featured PCIe family.

The 9DBL0442 / 9DBL0452 supports PCIe Gen1-4 Common Clocked (CC) and PCIe Separate Reference Independent Spread (SRIS) systems.

Key Features

  • 4.
  • 1-200 MHz Low-Power (LP) HCSL DIF pairs.
  • 9DBL0442 default ZOUT = 100.
  • 9DBL0452 default ZOUT = 85.
  • 9DBL04P2 factory programmable defaults.
  • Easy AC-coupling to other logic families, see IDT.

📥 Download Datasheet

Datasheet Details

Part number 9DBL0442
Manufacturer IDT
File Size 298.38 KB
Description 4-Output 3.3V PCIe Zero-delay Buffer
Datasheet download datasheet 9DBL0442 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
4-Output 3.3V PCIe Zero-delay Buffer 9DBL0442 / 9DBL0452 DATASHEET Description The 9DBL0442 / 9DBL0452 devices are 3.3V members of IDT's Full-Featured PCIe family. The 9DBL0442 / 9DBL0452 supports PCIe Gen1-4 Common Clocked (CC) and PCIe Separate Reference Independent Spread (SRIS) systems. It offers a choice of integrated output terminations providing direct connection to 85 or 100 transmission lines. The 9DBL04P2 can be factory programmed with a user-defined power up default SMBus configuration.