Datasheet Details
| Part number | IDT74SSTUBH32865A |
|---|---|
| Manufacturer | IDT |
| File Size | 446.43 KB |
| Description | 28-BIT 1:2 REGISTERED BUFFER |
| Download | IDT74SSTUBH32865A Download (PDF) |
|
|
| Part number | IDT74SSTUBH32865A |
|---|---|
| Manufacturer | IDT |
| File Size | 446.43 KB |
| Description | 28-BIT 1:2 REGISTERED BUFFER |
| Download | IDT74SSTUBH32865A Download (PDF) |
|
|
|
This 28-bit 1:2 registered buffer with parity is designed for 1.7V to 1.9V VDD operation.
All clock and data inputs are compatible with the JEDEC standard for SSTL_18.
The control inputs are LVCMOS.
www.DataSheet4U.com DATASHEET 28-BIT 1:2 REGISTERED BUFFER FOR DDR2 IDT74SSTUBH32865A The IDT74SSTUBH32865A includes a parity checking function.
The IDT74SSTUBH32865A accepts a parity bit from the memory controller at its input pin PARIN, compares it with the data received on the D-inputs and indicates whether a parity error has occurred on its open-drain PTYERR pin (active LOW).
| Part Number | Description |
|---|---|
| IDT74SSTUBH32868A | 28-BIT CONFIGURABLE REGISTERED BUFFER |
| IDT74SSTUB32866B | 1.8V CONFIGURABLE BUFFER |
| IDT74SSTUBF32865A | 28-BIT 1:2 REGISTERED BUFFER |
| IDT74SSTUBF32866B | 25-BIT CONFIGURABLE REGISTERED BUFFER |
| IDT74SSTUBF32868A | 28-BIT CONFIGURABLE REGISTERED BUFFER |
| IDT74SSTUBF32869A | 14-BIT CONFIGURABLE REGISTERED BUFFER |
| IDT74SSTU32864 | 1:1 AND 1:2 REGISTERED BUFFER |
| IDT74SSTU32864A | 1:1 AND 1:2 REGISTERED BUFFER |
| IDT74SSTU32865 | 28-BIT 1:2 REGISTERED BUFFER |
| IDT74SSTU32866B | 1.8V CONFIGURABLE BUFFER |